Introduction
The development of power semiconductors based on materials with wide forbidden band like Silicon Carbide (SiC) has become a viable alternative to replace the actual Silicon power devices due to its advantages like: wider forbidden band (2x), higher electrons speed saturation (2x) and better thermal conductivity (5x). These advantages help to avoid the use of heatsinks improving switching frequency and reducing the switching losses with better stability against temperature [1] [2] [3] [4] . The Power-MOS based on (SiC) is one of the devices ready to replace the actual Power-MOS silicon solution mainly in applications with high temperature and high current density like power converters.
The electrical characteristics of the SiC-Mosfet require an early fault detection subsystem to isolate any fault as fast as possible avoiding the damage of the components and protecting the application. In literature have been reported different fault detection techniques based on the measurement of the collector voltage, collector current, gate voltage and the induced voltage from the inductance of the emitter wire for IGBTs [5] [6] [7] [8] [9] . However, the implementation of a fault detection circuit represents a higher cost with complex configurations and low performance for fault detection and reverses voltage transients. Other reported techniques are based on the measurement of the voltage level changes [10] , deviation of the normalized current [11, 12] , and the voltage slew rate [13, 14] . These techniques are faster than those previous mentioned. However, to find the fault several measurements are necessary causing a late detection of the fault due to the complex analysis even in steady state and only for open-circuit fault condition.
In [15] [16] [17] have been showed that a correct analysis of the gate signal (IGBT Mosfet) allows a microseconds detection time. To apply a technique based on the gate behavior of the SiC-Mosfet is necessary to analyze the charge behavior of the internal capacitances C GS and C GD due to the small capacitance value (1900 pF) and the gate charge less than 28 nC for 1200V@25A [18] .
In this paper is presented a novel fault detection technique based on the analysis of the SiC-Mosfet gate while is turning-on. Simulation and experimental results are shown for a boost topology. The theoretical analysis of the gate charge is included with simulation results of the fault detection system proposed and the experimental results to validate the proposal.
Analysis of V GS behavior when is turning-on
In Figure 2 is showed the analytical behavior of the gate-source voltage and its dependency with the drain current for a non-fault condition. Due to the interaction between the SiC Mosfet and the external circuitry it is necessary to consider the kind of load [19] . The analysis of the load is showed in Figure ? 
Period t 1
V GS depends of the charge C GS +C GD through R G , while it rises from zero to the activation level V T , I D is 0A. This period of time is defined as turn-on delay and the behavior is given by (1) .
Period t 2
V GS > V T this condition sets the current through the drain and is proportional to the gate voltage with a g m slew rate. Due to the Miller effect in the capacitance C GD the charge has an exponential behavior according with (2) .
Period t 3
I D has its maximum level given by the external load connected to the Mosfet. Because I D is constant the gate voltage is constant (flat phase) which is given by (3) .
Because V GS is constant, all the current flows through the capacitance C GD , at the same time V D decreases near zero which forces the gate current to follow the charge of C GD (4) .
After period t 3 , C GD is still charged forcing V GS to rise exponentially to the maximum value V GM . 
Simulation results when V GS is turning-on
In order to select the appropriate thresholds during Figure 7 shows the block diagram of the fault detection system based on [16, 17] . It is formed by a differential block, window voltage comparator, hysteresis comparator, ramp generator, zones comparator and the decision circuit. The zones comparator works according with Table 1 . For a non-fault condition only VZ1 and VZ2 thresholds are working. When a short-circuit fault occurs VZ1 is activated and when an open-circuit fault occurs VZ1, VZ2 and VZ3 are activated.
Fault detection system
In Figure 8 simulation results are presented for a non-fault condition where the following responses are shown: differential circuit V GS , hysteresis circuit S1, window comparator S2, logic multiplier circuit P1=S1*S2 and ramp generator P2 as function of the pulse width P1. In Figure 9 are showed the thresholds levels VZ1 and VZ2. In Figure 10 are showed the simulation results for a short-circuit fault condition where can be seen that signal P2 has smaller amplitude due to the flat phase time reduction according with the drain current increment. In Figure 11 is showed the corresponding VZ1 threshold level.
Figure 11
Simulation result of the zone comparator for a short-circuit fault condition
In Figure 12 are showed the simulation results for an open-circuit fault condition where can be seen that signal P2 has a bigger amplitude due to the flat phase time increment according with the increment of I D . In Figure   13 are showed the corresponding threshold levels VZ1, VZ2 y VZ3. 
Experimental results
In order to validate the fault detection circuit a boost converter was designed with the following characteristics:
and ∆I IN D = 1.2A [20] . The circuit to detect, isolate and replace the damaged component is presented in Figure 14 . 
Conclusions
In this paper has been presented simulation and experimental results for an early fault detection system applied for a SiC-Mosfet. The objective was to obtain early fault detection for a high dynamic system like the SiC-Mosfet on a switching power supply. In order to validate the system, the gate signal was analyzed for different fault conditions (non-fault, short-circuit fault and open circuit fault). According with the results the fault was mitigated making use of a replacement component to avoid the propagation of the fault. Future work includes the incorporation of the thresholds making use of an adaptive algorithm to improve the robustness of the proposed system.
